- Feb 29, 2004
-
-
Chris Lattner authored
llvm-svn: 11987
-
Chris Lattner authored
llvm-svn: 11986
-
Chris Lattner authored
llvm-svn: 11984
-
Chris Lattner authored
llvm-svn: 11983
-
Chris Lattner authored
llvm-svn: 11982
-
Chris Lattner authored
llvm-svn: 11981
-
Chris Lattner authored
llvm-svn: 11979
-
Alkis Evlogimenos authored
llvm-svn: 11974
-
Chris Lattner authored
llvm-svn: 11973
-
Alkis Evlogimenos authored
to denote this fact. llvm-svn: 11972
-
Alkis Evlogimenos authored
denote this fact. llvm-svn: 11971
-
Alkis Evlogimenos authored
parse. The name is now I (operand size)*. For example: Im32 -> instruction with 32-bit memory operands. Im16i8 -> instruction with 16-bit memory operands and 8 bit immediate operands. llvm-svn: 11970
-
- Feb 28, 2004
-
-
Alkis Evlogimenos authored
operand but their sizes differ. llvm-svn: 11969
-
Alkis Evlogimenos authored
the size of the immediate and the memory operand on instructions that use them. This resolves problems with instructions that take both a memory and an immediate operand but their sizes differ (i.e. ADDmi32b). llvm-svn: 11967
-
Chris Lattner authored
immediately abort due to lack of an instruction selector. :) llvm-svn: 11963
-
Chris Lattner authored
llvm-svn: 11960
-
Chris Lattner authored
llvm-svn: 11959
-
Chris Lattner authored
llvm-svn: 11958
-
Chris Lattner authored
llvm-svn: 11957
-
Chris Lattner authored
llvm-svn: 11956
-
Chris Lattner authored
llvm-svn: 11955
-
Chris Lattner authored
llvm-svn: 11954
-
Alkis Evlogimenos authored
operands. The X86 backend doesn't handle them properly right now. llvm-svn: 11944
-
Alkis Evlogimenos authored
llvm-svn: 11933
-
Alkis Evlogimenos authored
llvm-svn: 11932
-
Alkis Evlogimenos authored
an 8-bit immediate. So mark the shifts that take immediates as taking an 8-bit argument. The rest with the implicit use of CL are marked appropriately. A bug still exists: def SHLDmri32 : I2A8 <"shld", 0xA4, MRMDestMem>, TB; // [mem32] <<= [mem32],R32 imm8 The immediate in the above instruction is 8-bit but the memory reference is 32-bit. The printer prints this as an 8-bit reference which confuses the assembler. Same with SHRDmri32. llvm-svn: 11931
-
- Feb 27, 2004
-
-
Brian Gaeke authored
llvm-svn: 11930
-
Brian Gaeke authored
llvm-svn: 11929
-
Alkis Evlogimenos authored
instructions. llvm-svn: 11923
-
Alkis Evlogimenos authored
them so that they are consistent with AND, XOR, etc... llvm-svn: 11922
-
Alkis Evlogimenos authored
llvm-svn: 11921
-
Alkis Evlogimenos authored
instructions. llvm-svn: 11907
-
Alkis Evlogimenos authored
llvm-svn: 11905
-
Alkis Evlogimenos authored
llvm-svn: 11903
-
Alkis Evlogimenos authored
consistent with the rest and also pepare for the addition of their memory operand variants. llvm-svn: 11902
-
- Feb 26, 2004
-
-
John Criswell authored
Functions with linkonce linkage are declared with weak linkage. Global floating point constants used to represent unprintable values (such as NaN and infinity) are declared static so that they don't interfere with other CBE generated translation units. llvm-svn: 11884
-
Alkis Evlogimenos authored
MRegisterInfo::is{Physical,Virtual}Register. Apply appropriate fixes to relevant files. llvm-svn: 11882
-
Chris Lattner authored
llvm-svn: 11875
-
Chris Lattner authored
bugs. Thanks Brian! llvm-svn: 11859
-
Misha Brukman authored
llvm-svn: 11858
-