[AArch64] Try to convert vector shift operation into vector add operation
The vector shift instructions tend to be worse than ADD/SUB on AArch64 cores so this patch supports tablegen patterns for below simple transformation. x << 1 ==> x + x Differential Revision: https://reviews.llvm.org/D153049
Loading
Please sign in to comment