[RISCV] Remove DemandedBits handling for FSR/FSL until we have test cases for it.
Testing may be easier after D117468. Right now we get demanded bits optimizations done on ISD::FSHL/FSHR before they become FSR/FSL. This makes it hard to test.
Loading
Please sign in to comment