Skip to content
Commit b3a0ec76 authored by Craig Topper's avatar Craig Topper
Browse files

[RISCV] Remove DemandedBits handling for FSR/FSL until we have test cases for it.

Testing may be easier after D117468. Right now we get demanded bits
optimizations done on ISD::FSHL/FSHR before they become FSR/FSL. This
makes it hard to test.
parent de1600a1
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment