[DAG] `combineShuffleToZeroExtendVectorInReg()`: try to match w/ commuted operands
We don't have any reason to expect that the operand we will match is on any particular hand of the shuffle, so we should try both.
Loading
Please sign in to comment