Commits · e45fcfc3aa57bb237fd4fd694d0c257be66d5482 · Roger Ferrer / llvm-epi · GitLab

Jan 13, 2020
- Revert "[DWARF5][clang]: Added support for DebugInfo generation for auto... · e45fcfc3
  Sam McCall authored Jan 13, 2020
  e45fcfc3
- [clangd] Publish xref for macros from Index and AST. · 734aa1d1
  Utkarsh Saxena authored Jan 08, 2020
  734aa1d1
- [RISCV] Collect Statistics on Compressed Instructions · c9babcbd
  Sam Elliott authored Jan 13, 2020
  c9babcbd
- [lldb] Mark several tests as not dependent on debug info · ddf04429
  Raphael Isemann authored Jan 13, 2020
  ddf04429
- Add zero_extendi and sign_extendi to intrinsic namespace · 3cad8ada
  Pruthvi authored Jan 13, 2020
  3cad8ada
- [NFC] Update loop.decrement.reg intrinsic comment · 9d3e78e7
  Sam Parker authored Jan 13, 2020
  9d3e78e7
- [SCEV] Follow up of D71563: addressing post commit comment. NFC. · 07028b5a
  Sjoerd Meijer authored Jan 13, 2020
  
  07028b5a
- [DWARF5][clang]: Added support for DebugInfo generation for auto return type... · 6d6a4590
  Awanish Pandey authored Jan 13, 2020
  6d6a4590
- [DWARF5][DebugInfo]: Added support for DebugInfo generation for auto return... · c9586390
  Awanish Pandey authored Jan 13, 2020
  c9586390
- [X86] Use SDNPOptInGlue instead of SDNPInGlue on a couple SDNodes. · 52aaf4a2
  Craig Topper authored Jan 12, 2020
  52aaf4a2
- AMDGPU: Split test function · 3c868cbb
  Matt Arsenault authored Jan 12, 2020
  3c868cbb
- AMDGPU/GlobalISel: Don't use XEXEC class for SGPRs · 555e7ee0
  Matt Arsenault authored Jan 12, 2020
  555e7ee0
- AMDGPU/GlobalISel: Copy type when inserting readfirstlane · a10527cd
  Matt Arsenault authored Jan 12, 2020
  a10527cd
- [clangd] Show template arguments in type hierarchy when possible · 79a09d8b
  Nathan Ridge authored Dec 19, 2019
  79a09d8b
- [clangd] Assert that the testcases in FindExplicitReferencesTest.All have no diagnostics · 1ad1308b
  Nathan Ridge authored Jan 07, 2020
  1ad1308b
- [SCEV] accurate range for addrecexpr with nuw flag · a6342c24
  Zheng Chen authored Jan 12, 2020
  a6342c24
- [RISCV] Check register class for AMO memory operands · 0113cf19
  James Clarke authored Jan 13, 2020
  0113cf19
Jan 12, 2020
- Fix "pointer is null" static analyzer warnings. NFCI. · 54b2914a
  Simon Pilgrim authored Jan 12, 2020
  54b2914a
- Fix "pointer is null" static analyzer warning. NFCI. · ada22c80
  Simon Pilgrim authored Jan 12, 2020
  
  ada22c80
- [MC][ELF] Emit a relocation if target is defined in the same section and is non-local · 2bfee35c
  Fangrui Song authored Jan 03, 2020
  2bfee35c
- [AMDGPU] Add gfx8 assembler and disassembler test cases · 241f330d
  Jay Foad authored Jan 11, 2020
  241f330d
- __patchable_function_entries: don't use linkage field 'unique' with -no-integrated-as · 7fa5290d
  Fangrui Song authored Jan 12, 2020
  7fa5290d
- [NFC] Fix compilation of CrashRecoveryContext.cpp on mingw · de797ccd
  Markus Böck authored Jan 12, 2020
  de797ccd
- [PowerPC] Delete PPCDarwinAsmPrinter and PPCMCAsmInfoDarwin · ebd26cc8
  Fangrui Song authored Jan 01, 2020
  ebd26cc8
- Fix "pointer is null" static analyzer warnings. NFCI. · ad201691
  Simon Pilgrim authored Jan 12, 2020
  ad201691
- [MIPS] Regenerate shl/lshr shift tests · a8882778
  Simon Pilgrim authored Jan 12, 2020
  
  a8882778
- [AMDGPU] Regenerate shl shift tests · 065eefcf
  Simon Pilgrim authored Jan 12, 2020
  
  065eefcf
- [X86][AVX] Use lowerShuffleAsLanePermuteAndSHUFP to lower binary v4f64 shuffles. · 66e39067
  Simon Pilgrim authored Jan 12, 2020
  66e39067
- [X86][AVX] lowerShuffleAsLanePermuteAndSHUFP - only set the demanded elements of the lane mask. · b375f28b
  Simon Pilgrim authored Jan 12, 2020
  b375f28b
- [X86][Disassembler] Merge X86DisassemblerDecoder.cpp into X86Disassembler.cpp and refactor · 60cc095e
  Fangrui Song authored Jan 11, 2020
  
  60cc095e
- [X86][Disassembler] Simplify · 51c1d7c4
  Fangrui Song authored Jan 11, 2020
  
  51c1d7c4
- [profile] Support merge pool size >= 10 · c5b94ea2
  Fangrui Song authored Jan 12, 2020
  c5b94ea2
- [NFC] Refactor memory ops cluster method · f33fd43a
  Qiu Chaofan authored Jan 12, 2020
  f33fd43a
- [X86] Don't call LowerSETCC from LowerSELECT for STRICT_FSETCC/STRICT_FSETCCS nodes. · d692f0f6
  Craig Topper authored Jan 11, 2020
  d692f0f6
- [SCEV] more accurate range for addrecexpr with nsw flag. · 569ccfc3
  Zheng Chen authored Jan 10, 2020
  569ccfc3
- [LegalizeVectorOps] Parallelize the lo/hi part of STRICT_UINT_TO_FLOAT legalization. · efb674ac
  Craig Topper authored Jan 11, 2020
  efb674ac
- [TargetLowering][X86] Connect the chain from STRICT_FSETCC in... · ed679804
  Craig Topper authored Jan 11, 2020
  ed679804
- [LegalizeVectorOps] Expand vector MERGE_VALUES immediately. · ddfcd82b
  Craig Topper authored Jan 11, 2020
  ddfcd82b
- [X86][Disassembler] Shrink X86GenDisassemblerTables.inc from 36M to 6.1M · f719c540
  Fangrui Song authored Jan 11, 2020
  f719c540
- [X86][Disassembler] Optimize argument passing and immediate reading · 1e8ce749
  Fangrui Song authored Jan 11, 2020
  
  1e8ce749