Commits · c4b83a6054bb4f4fd35a61b1a3cbcc7588e3a1af · Roger Ferrer / llvm-epi-0.8 · GitLab

This project is archived. Its data is read-only.

Jul 03, 2019
- [Codegen][X86][AArch64][ARM][PowerPC] Inc-of-add vs sub-of-not (PR42457) · c4b83a60
  Roman Lebedev authored Jul 03, 2019
  c4b83a60
- [SCEV][LSR] Prevent using undefined value in binops · ac407a7b
  Eugene Leviant authored Jul 03, 2019
  ac407a7b
- [AMDGPU] Enable serializing of argument info. · 80177ca5
  Michael Liao authored Jul 03, 2019
  80177ca5
- [AArch64][GlobalISel] Overhaul legalization & isel or shifts to select immediate forms. · cac11518
  Amara Emerson authored Jul 03, 2019
  cac11518
- [PowerPC] exclude ICmpZero in LSR if icmp can be replaced in later hardware loop. · dfdccbb2
  Chen Zheng authored Jul 03, 2019
  dfdccbb2
- [triple] Use 'macabi' environment name for the Mac Catalyst triples · 3dbdbbec
  Alex Lorenz authored Jul 03, 2019
  3dbdbbec
- [WebAssembly] Prevent inline assembly from being mangled by SjLj · b88ebe8c
  Guanzhong Chen authored Jul 03, 2019
  b88ebe8c
- CodeGen: Set hasSideEffects = 0 on BUNDLE · 4f3472de
  Matt Arsenault authored Jul 03, 2019
  4f3472de
- AMDGPU: Look through bundles for existing waitcnts · c04aab9c
  Matt Arsenault authored Jul 03, 2019
  c04aab9c
- Add support for the 'macCatalyst' MachO platform · da1dfecd
  Alex Lorenz authored Jul 02, 2019
  da1dfecd
Jul 02, 2019
- [ARM] Fix unwind info for Thumb1 functions that save high registers. · e97aa961
  Eli Friedman authored Jul 02, 2019
  e97aa961
- [AArch64][GlobalISel] Teach tryOptSelect to handle G_ICMP · 99316043
  Jessica Paquette authored Jul 02, 2019
  99316043
- AMDGPU: Custom lower vector_shuffle for v4i16/v4f16 · 5fe851b6
  Matt Arsenault authored Jul 02, 2019
  5fe851b6
- [X86] Copy test cases from vector-zext.ll to vector-zext-widen.ll. Same for vector-sext.ll. NFC · fa4e825a
  Craig Topper authored Jul 02, 2019
  fa4e825a
- [X86] getTargetConstantBitsFromNode - remove unnecessary getZExtValue() (PR42486) · 56138749
  Simon Pilgrim authored Jul 02, 2019
  56138749
- [AMDGPU] LCSSA pass added in preISel. Uniform values defined in the divergent loop and used outside · 2ce560f0
  Alexander Timofeev authored Jul 02, 2019
  2ce560f0
- [X86] Add patterns to select (scalar_to_vector (loadf32)) as (V)MOVSSrm... · cffbaa93
  Craig Topper authored Jul 02, 2019
  cffbaa93
- [NFC][Codegen][X86][AArch64][ARM][PowerPC] Recommit: Add test coverage for... · 059f4958
  Roman Lebedev authored Jul 02, 2019
  059f4958
- Revert "[NFC][Codegen][X86][AArch64][ARM][PowerPC] Add test coverage for... · 893bbc90
  Roman Lebedev authored Jul 02, 2019
  893bbc90
- AMDGPU: Fix broken test · c3d5bbee
  Matt Arsenault authored Jul 02, 2019
  c3d5bbee
- AMDGPU/GlobalISel: Try generated matcher with intrinsics · 50be3481
  Matt Arsenault authored Jul 02, 2019
  50be3481
- AMDGPU/GlobalISel: Select mul · a8bff4b9
  Matt Arsenault authored Jul 02, 2019
  a8bff4b9
- GlobalISel: Define GINodeEquiv for G_UMULH/G_SMULH · dd7ca4fa
  Matt Arsenault authored Jul 02, 2019
  dd7ca4fa
- [NFC][Codegen][X86][AArch64][ARM][PowerPC] Add test coverage for "add-of-inc" vs "sub-of-not" · 39639261
  Roman Lebedev authored Jul 02, 2019
  39639261
- AMDGPU/GlobalISel: Fix G_GEP with mixed SGPR/VGPR operands · 70a4d3f6
  Matt Arsenault authored Jul 02, 2019
  70a4d3f6
- AMDGPU/GlobalISel: Select G_FENCE · ed633992
  Matt Arsenault authored Jul 02, 2019
  ed633992
- GlobalISel: Add G_FENCE · ce690544
  Matt Arsenault authored Jul 02, 2019
  ce690544
- [ARM] MVE: allow soft-float ABI to pass vector types. · bffd099d
  Simon Tatham authored Jul 02, 2019
  bffd099d
- [ARM] Stop using scalar FP instructions in integer-only MVE mode. · 7b63a953
  Simon Tatham authored Jul 02, 2019
  7b63a953
- [TailDuplicator] Fix copy instruction emitting into the wrong block. · 000ef2c2
  Amara Emerson authored Jul 02, 2019
  000ef2c2
- [PowerPC] Implement the areMemAccessesTriviallyDisjoint hook · 7fdb3a29
  QingShan Zhang authored Jul 02, 2019
  7fdb3a29
- [DAGCombiner] Exploiting more about the transformation of TransformFPLoadStorePair function · 7ae536a1
  Zi Xuan Wu authored Jul 02, 2019
  7ae536a1
- AMDGPU: Correct properties for adjcallstack* pseudos · 40c08052
  Matt Arsenault authored Jul 01, 2019
  40c08052
Jul 01, 2019
- GlobalISel: Try to widen merges with other merges · c9f14f29
  Matt Arsenault authored Jul 01, 2019
  c9f14f29
- AMDGPU: Revert accidental change to test · 73dec22c
  Matt Arsenault authored Jul 01, 2019
  73dec22c
- [X86] Correct v4f32->v2i64 cvt(t)ps2(u)qq memory isel patterns · 5e7815b6
  Craig Topper authored Jul 01, 2019
  5e7815b6
- AMDGPU/GlobalISel: Handle more input argument intrinsics · bae3636f
  Matt Arsenault authored Jul 01, 2019
  bae3636f
- AMDGPU/GlobalISel: Lower kernarg segment ptr intrinsics · 9e8e8c60
  Matt Arsenault authored Jul 01, 2019
  9e8e8c60
- AMDGPU/GlobalISel: Legalize workgroup ID intrinsics · 756d8190
  Matt Arsenault authored Jul 01, 2019
  756d8190
- AMDGPU/GlobalISel: Legalize workitem ID intrinsics · e2c86cce
  Matt Arsenault authored Jul 01, 2019
  e2c86cce