- Jun 05, 2011
-
-
Rafael Espindola authored
We still don't handle * default values * :req * :vararg * \() llvm-svn: 132656
-
Rafael Espindola authored
VK_GOTOFF reloc. This matches as' behavior, but it is not clear why the linker might need this, so I added a FIXME. I could test this by duplicating test/MC/ELF/got.s, but it doesn't look worthwhile. llvm-svn: 132655
-
Jakob Stoklund Olesen authored
Who said FileCheck couldn't handle arbitrarily complex conditions? llvm-svn: 132654
-
- Jun 04, 2011
-
-
Nadav Rotem authored
TypeLegalizer: Add support for passing of vector-promoted types in registers (copyFromParts/copyToParts). llvm-svn: 132649
-
Nadav Rotem authored
(only happens when using the -promote-elements option). The correct legalization order is to first try to promote element. Next, we try to widen vectors. llvm-svn: 132648
-
Nick Lewycky authored
rules. Also refactor "read string until quote" into its own function. No functionality change! llvm-svn: 132645
-
Nick Lewycky authored
llvm-svn: 132643
-
Hans Wennborg authored
llvm-svn: 132641
-
Bill Wendling authored
then we don't want to set the destination in the indirect branch to the destination. This is because the indirect branch needs its destinations to have had their block addresses taken. This isn't so of the new critical edge that's split during this process. If it turns out that the destination block has only one predecessor, and that being a BB with an indirect branch, then it won't be marked as 'used' and may be removed. PR10072 llvm-svn: 132638
-
Jakob Stoklund Olesen authored
llvm-svn: 132636
-
Dan Gohman authored
ignored for clobbering partial-alias loads. llvm-svn: 132633
-
Dan Gohman authored
is disabled. llvm-svn: 132632
-
Dan Gohman authored
redundant with partially-aliasing loads. When computing what portion of a clobbering load value is needed, it doesn't consider phi-translation which may have occurred between the clobbing load and the redundant load. llvm-svn: 132631
-
Dan Gohman authored
llvm-svn: 132628
-
Roman Divacky authored
64bit code for example. llvm-svn: 132627
-
Dan Gohman authored
llvm-svn: 132625
-
Jakob Stoklund Olesen authored
llvm-svn: 132624
-
Jakob Stoklund Olesen authored
A TableGen backend can define how certain classes can be expanded into ordered sets of defs, typically by evaluating a specific field in the record. The SetTheory class can then evaluate DAG expressions that refer to these named sets. A number of standard set and list operations are predefined, and the backend can add more specialized operators if needed. The -print-sets backend is used by SetTheory.td to provide examples. This is intended to simplify how register classes are defined: def GR32_NOSP : RegisterClass<"X86", [i32], 32, (sub GR32, ESP)>; llvm-svn: 132621
-
Nick Lewycky authored
llvm-svn: 132620
-
Andrew Trick authored
llvm-svn: 132616
-
Andrew Trick authored
BranchProbabilityInfo provides an interface for IR passes to query the likelihood that control follows a CFG edge. This patch provides an initial implementation of static branch predication that will populate BranchProbabilityInfo for branches with no external profile information using very simple heuristics. It currently isn't hooked up to any external profile data, so static prediction does all the work. llvm-svn: 132613
-
Dan Gohman authored
it exposed are fixed. llvm-svn: 132611
-
Dan Gohman authored
queries in the case of a DAG, where a query reaches a node visited earlier, but it's not on a cycle. This avoids MayAlias results in cases where BasicAA is expected to return MustAlias or PartialAlias in order to protect TBAA. llvm-svn: 132609
-
Stuart Hastings authored
rdar://problem/5993888 llvm-svn: 132606
-
Jakob Stoklund Olesen authored
llvm-svn: 132602
-
Jakob Stoklund Olesen authored
Materializing the stack pointer update before a call requires a scratch register that may not be available. llvm-svn: 132601
-
Eric Christopher authored
constraint lengths. Part of rdar://9037836 and rdar://9119939 llvm-svn: 132598
-
- Jun 03, 2011
-
-
Eric Christopher authored
Part of rdar://9037836 and rdar://9119939 llvm-svn: 132592
-
Eric Christopher authored
Part of rdar://9037836 and rdar://9119939 llvm-svn: 132590
-
Bill Wendling authored
llvm-svn: 132589
-
Jakob Stoklund Olesen authored
of reserved registers. Use RegisterClassInfo in RABasic as well. This slightly changes som allocation orders because RegisterClassInfo puts CSR aliases last. llvm-svn: 132581
-
Jakob Stoklund Olesen authored
Previously, these aliases would be ordered alphabetically. (BH, BL) Print out the computed allocation orders. llvm-svn: 132580
-
Dan Gohman authored
of conservatively choosing MayAlias. llvm-svn: 132579
-
Devang Patel authored
llvm-svn: 132578
-
Bill Wendling authored
llvm-svn: 132575
-
Eric Christopher authored
addressing mode problem mentioned in r132559. Backend part of rdar://9037836 and part of rdar://9119939 llvm-svn: 132561
-
Eric Christopher authored
llvm-svn: 132559
-
Hans Wennborg authored
llvm-svn: 132558
-
Devang Patel authored
A typedef's context is not the same as type's context. It is the context of typedef decl itself. Use extra parameter to communicate this to DIBuilder. llvm-svn: 132556
-
Chad Rosier authored
llvm-svn: 132555
-